logo
logo
left chevron
right chevron

EPM7128SQC100-15N

Manufacturer

Intel / Altera

Description

CPLD MAX 7000S Family 2.5K Gates 128 Macro Cells 76.9MHz CMOS Technology 5V 100-Pin PQFP

Datasheet

download datasheetDownload

Product Attributes

Type

Ambient Temperature Range High

Case/Package

China RoHS

Clock Rate

Frequency

Height

Height - Seated (Max)

Lead Free

Length

Lifecycle Status

Max Frequency

Max Junction Temperature (Tj)

Max Operating Temperature

Max Supply Voltage

Memory Type

Min Operating Temperature

Min Supply Voltage

Mount

Number of Gates

Number of I/Os

Number of Logic Blocks (LABs)

Number of Logic Elements/Cells

Number of Macrocells

Number of Pins

Number of Programmable I/O

Number of Terminals

Operating Supply Voltage

Propagation Delay

Radiation Hardening

REACH SVHC

RoHS

Schedule B

Speed Grade

Terminal Pitch

Turn-On Delay Time

Width

Description

70 °C

PQFP

Compliant

100 MHz

100 MHz

3.4 mm

3.65 mm

Lead Free

20 mm

Obsolete (Last Updated: 7 months ago)

147.1 MHz

90 °C

70 °C

5.25 V

EEPROM

0 °C

4.75 V

Surface Mount

2500

84

8

8

128

100

84

100

5 V

15 ns

No

Yes

Compliant

8542390000, 8542390000|8542390000|8542390000|8542390000|8542390000

15

650 µm

15 ns

14 mm

In Stock


Quantity

MOQ : Unavailable

decrement quantity
increment quantity

Per Unit Price

₹Infinity

Total Price

₹Infinity


delivery

Ships in 7-10 days from Bengaluru

Add to List

Product Attributes

Type

Ambient Temperature Range High

Case/Package

China RoHS

Clock Rate

Frequency

Height

Height - Seated (Max)

Lead Free

Length

Lifecycle Status

Max Frequency

Max Junction Temperature (Tj)

Max Operating Temperature

Max Supply Voltage

Memory Type

Min Operating Temperature

Min Supply Voltage

Mount

Number of Gates

Number of I/Os

Number of Logic Blocks (LABs)

Number of Logic Elements/Cells

Number of Macrocells

Number of Pins

Number of Programmable I/O

Number of Terminals

Operating Supply Voltage

Propagation Delay

Radiation Hardening

REACH SVHC

RoHS

Schedule B

Speed Grade

Terminal Pitch

Turn-On Delay Time

Width

Description

70 °C

PQFP

Compliant

100 MHz

100 MHz

3.4 mm

3.65 mm

Lead Free

20 mm

Obsolete (Last Updated: 7 months ago)

147.1 MHz

90 °C

70 °C

5.25 V

EEPROM

0 °C

4.75 V

Surface Mount

2500

84

8

8

128

100

84

100

5 V

15 ns

No

Yes

Compliant

8542390000, 8542390000|8542390000|8542390000|8542390000|8542390000

15

650 µm

15 ns

14 mm

Other Parts in the same category

5M1270ZT144I5N

5M1270ZT144I5N

CPLD MAX V Family 980 Macro Cells 201.1MHz 1.8V 144-Pin TQFP

XC2C64A-7VQG100C

XC2C64A-7VQG100C

CPLD CoolRunner -II Family 1.5K Gates 64 Macro Cells 159MHz 0.18um (CMOS) Technology 1.8V 100-Pin VTQFP

XC2C256-7VQG100C

XC2C256-7VQG100C

Xilinx - XC2C256-7VQG100C.. - Cpld, Coolrunner-ii, 256MCELL, 100VQFP

EPM240T100C5N

EPM240T100C5N

CPLD MAX II Family 192 Macro Cells 201.1MHz 0.18um Technology 2.5V/3.3V 100-Pin TQFP

XC9572XL-5VQ44C

XC9572XL-5VQ44C

CPLD XC9500XL Family 1.6K Gates 72 Macro Cells 178.6MHz 0.35um Technology 3.3V 44-Pin VTQFP

XCR3128XL-7VQ100C

XCR3128XL-7VQ100C

CPLD CoolRunner XPLA3 Family 3K Gates 128 Macro Cells 119MHz 0.35um (CMOS) Technology 3.3V 100-Pin VTQFP

orange wave graphic

prototype to production:
With you at every step

From initial concept to final product, we ensure seamless support at every stage of your manufacturing journey.

orange wave graphic